

Sequentiality and Determinacy for Reactive Systems

A Sequentially Constructive Circuit
Semantics for Esterel

Alexander Schulz-Rosengarten,
Steven Smyth, Reinhard von Hanxleden, Kiel University
and Michael Mendler, Bamberg University

Berry Constructive Circuits (BCC)

```
module offOn:  
    output S, T, U;  
    present S then emit T end;  
    emit S;  
    present S then emit U end
```

Berry Constructive Circuits (BCC)

```
module OffOn:  
  output S, T, U;  
  present S then emit T end;  
  emit S;  
  present S then emit U end
```

Constructive coherence law:

A signal is present/absent iff it must/cannot be emitted

Berry Constructive Circuits (BCC)

```
module offOn:  
    output S, T, U;  
    present S then emit T end;  
    emit S;  
    present S then emit U end
```

Berry Constructive Circuits (BCC)

```
module offOn:  
    output S, T, U;  
    present S then emit T end;  
    emit S;  
    present S then emit U end
```

GO-

Berry Constructive Circuits (BCC)


```
module offOn:  
    output S, T, U;  
    present S then emit T end;  
    emit S;  
    present S then emit U end
```

—
—
—
S
T
U

GO-


Berry Constructive Circuits (BCC)

```
module offOn:  
output S, T, U;  
present S then emit T end;  
emit S;  
present S then emit U end
```




Berry Constructive Circuits (BCC)

```
module offOn:  
output S, T, U;  
present S then emit T end;  
emit S;  
present S then emit U end
```




Berry Constructive Circuits (BCC)

```
module offOn:  
output S, T, U;  
present S then emit T end;  
emit S;  
present S then emit U end
```




Berry Constructive Circuits (BCC)

```
module offOn:  
output S, T, U;  
present S then emit T end;  
emit S;  
present S then emit U end
```




Berry Constructive Circuits (BCC)

```
module offOn:  
output S, T, U;  
present S then emit T end;  
emit S;  
present S then emit U end
```




Berry Constructive Circuits (BCC)

```
module offOn:  
output S, T, U;  
present S then emit T end;  
emit S;  
present S then emit U end
```




Berry Constructive Circuits (BCC)

```
module offOn:  
output S, T, U;  
present S then emit T end;  
emit S;  
present S then emit U end
```




Berry Constructive Circuits (BCC)

```
module offOn:  
output S, T, U;  
present S then emit T end;  
emit S;  
present S then emit U end
```



Berry Constructive Circuits (BCC)

```
module offOn:  
output S, T, U;  
present S then emit T end;  
emit S;  
present S then emit U end
```



Proposal

Recall:

Constructive coherence law:

A signal is present/absent iff it must/cannot be emitted

Proposal

Recall:

Constructive coherence law:

A signal is present/absent iff it must/cannot be emitted

Sequentially Constructive Coherence Law:

*A signal is present/absent iff it must/cannot be emitted
concurrently or sequentially preceding*

Proposal

Recall:

Constructive coherence law:

A signal is present/absent iff it must/cannot be emitted


Sequentially Constructive Coherence Law:

*A signal is present/absent iff it must/cannot be emitted
concurrently or sequentially preceding*


We say that an emit E is **SC-visible** to a present test P if:

- 1) E is concurrent to P or
- 2) E sequentially precedes P


SC-Visibility in Circuits




SC-Visibility in Circuits




SC-Visibility in Circuits




SC-Visibility in Circuits



SC-Visibility in Circuits




SC-Visibility in Circuits




SC-Visibility in Circuit Construction

$P ; Q ; [R \parallel S]$




SC-Visibility in Circuit Construction

P ; Q ; [R || S]




SC-Visibility in Circuit Construction

P ; Q ; [R || S]




SC-Visibility in Circuit Construction

$P; Q; [R \parallel S]$




SC-Visibility in Circuit Construction

$P; Q; [R \parallel S]$




SC-Visibility in Circuit Construction


$P; Q; [R \parallel S]$



Circuit Interface




Circuit Interface




BCC
Berry Constructive
Circuit

Circuit Interface




BCC
Berry Constructive
Circuit

Circuit Interface




BCC
Berry Constructive
Circuit




SCC
Sequentially Constructive
Circuit

emit s




BCC

emit s




SCC


present s then P else Q




present s then P else Q



$P ; Q$




$P ; Q$








SCC Parallel


$P \parallel Q$





Further SCC Rules



OffOn with SCC



OffOn with SCC



Formal Semantics and Conservativeness

Behavior of BC circuit with SC-visibility evaluation
⇒ Behavior of SC circuit with BC evaluation
(Proof sketch in Technical Report 1801¹)

Formal Semantics and Conservativeness

Behavior of BC circuit with SC-visibility evaluation
⇒ Behavior of SC circuit with BC evaluation
(*Proof sketch in Technical Report 1801*¹)

Evaluation Relation:

$$\mathcal{C}, I, R \vdash e \hookrightarrow_{\pi} b$$

Formal Semantics and Conservativeness

Behavior of BC circuit with SC-visibility evaluation
⇒ Behavior of SC circuit with BC evaluation
(*Proof sketch in Technical Report 1801*¹)

Evaluation Relation:


$$\mathcal{C}, I, R \vdash e \hookrightarrow_{\pi} b$$

Evaluation Rules:

$$\frac{\exists w \Leftarrow_l e \in \mathcal{C}. \textcolor{red}{\pi \not\preceq l} \wedge e \hookrightarrow_{\pi \oplus l} 1}{w \hookrightarrow_{\pi} 1} PRES(\textcolor{red}{\pi}, l)$$


$$\frac{\forall w \Leftarrow_l e \in \mathcal{C}. \textcolor{red}{\pi \not\preceq l} \Rightarrow e \hookrightarrow_{\pi \oplus l} 0}{w \hookrightarrow_{\pi} 0} ABS(\textcolor{red}{\pi}, w)$$

Formal Semantics and Conservativeness



Formal Semantics and Conservativeness


$$T[G1] \Leftarrow GO \wedge S[G2]$$



Formal Semantics and Conservativeness

$$T[G1] \Leftarrow GO \wedge S[G2]$$

$$G1 \preceq G2 \Rightarrow S[G2] \hookrightarrow 0$$



Weak Unemit Circuit

