### Synchronous Languages—Lecture 07

#### Prof. Dr. Reinhard von Hanxleden

Christian-Albrechts Universität Kiel Department of Computer Science Real-Time Systems and Embedded Systems Group

20 Nov. 2018 Last compiled: November 18, 2018, 16:52 hrs



Esterel V—The Constructive Circuit Semantics

### The 5-Minute Review Session

- 1. What is the derivative (Ableitung) of a program?
- 2. How is the program transition of an Esterel program defined?
- 3. How do program transitions express logical coherence?
- 4. Which semantics for Esterel exist?
- 5. What are the *constructive coherence laws*, how do they differ from the logical coherence law?

### Overview

### The Circuit Semantics

Constructive circuits The basic circuit translation Translating the Esterel kernel

### Translating Esterel to Circuits

- Can consider Esterel programs as SW or HW descriptions
- As it turns out, the HW-equivalent of constructiveness is that the synthesized circuit is delay-independent
  - This gives a firm, physical base for the constructive semantics we just considered
- Can in turn simulate this synthesized HW-circuit in SW
  - This is just what the Esterel v5 compiler does
  - Can then also take advantage of HW optimization techniques
  - Use BDD-based techniques to check constructiveness

```
module P1:
input I;
output 0;
signal S1, S2 in
    present I then emit S1 end
||
    present S1 else emit S2 end
||
    present S2 then emit 0 end
end signal
end module
```

```
circuit C1:

S1 = I

S2 = \neg S1

O = S2
```

 $\equiv$ 

- Resulting circuit is acyclic
- Hence always stabilizes
- Reactive and deterministic



circuit C3  
$$O = \neg O$$



Not reactive

=



- Resulting circuit can stabilize at different values
- Not deterministic





But not constructive!



- Reactive and deterministic
- Meaning: If it stabilizes, there is only one possible value for each wire's voltage
- But: Does it always stabilize?

Consider following delay assignment:



- Circuit is reactive and deterministic (Newtonian model)
- But: Circuit never stabilizes (Vibration model)
- Hence: Electrical stabilization is not the conjunction of reactivity and determinism!





- Reactive and deterministic
- Cyclic, yet always stabilizes
- Hence: Electrical stabilization does not require acyclicity
- In fact: Electrical stabilization equivalent to constructiveness

# Constructive Circuits

Basic building blocks



- Allow insertion of arbitrary delays
- Registers:

$$\blacktriangleright reg(X) = 0 \rightarrow pre(X)$$

### **Constructive Circuits**

### Constructive Boolean (intuitionistic) logic:

- Evaluate equations with constant folding rules
  - ▶ not  $0 \rightarrow 1$
  - ▶ not  $1 \rightarrow 0$
  - ▶ 1 or x → 1
  - $\blacktriangleright$  x or  $1 \rightarrow 1$
  - $\blacktriangleright \ 0 \text{ or } 0 \to 0$
  - $\blacktriangleright \ 0 \ \text{and} \ x \to 0$
  - x and  $0 \rightarrow 0$
  - $\blacktriangleright \ 1 \text{ and } 1 \to 1$
- There is no law of excluded middle (x or not  $x \rightarrow 1$ )!
- Circuit equations yield solution iff circuit is delay insensitive (i.e., the original Esterel program is constructive)
  - Propagation of 1's corresponds to Must-analysis
  - Propagation of 0s corresponds to Cannot-analysis

### The Basic Circuit Translation

- Structural translation
- Follows state semantics
  - Associate registers with "1" statements (pause)
  - Associate combinational logic with all other statements
  - Build up program-circuit from subcircuits
  - Additional boot register to implement initial state
- Basic circuit translation does not address schizophrenia (see later)

### Interface for subcircuits



#### Inputs:

- ► GO: Starts statement afresh
- RES: Resumes execution of a selected statement
- SUSP: Suspend execution of the statement
  - Registers keep their current value unless killed because of the KILL input
- KILL: Unsets statement's registers in case of a trap exit

### Interface for subcircuits contd.



#### Outputs:

- SEL: Indicates that a state in statement is currently selected for resumption, i.e. that some internal pause register is set
  - Is simply the disjunction of the internal registers.
- K0, K1, ...: Completion codes (1-hot encoding)



### Interface for subcircuits contd.



- **E** and **E**': input/output signal interface
- Are compound pins or buses
  - Contain one elementary pin per signal visible in the scope of the current statement.
- May freely extract specific signals s or s' out of E or E'.
- As for the K pins, the E' pins are explicitly unset when the statement is not executed
  - ▶ I.e. when  $\neg$ (GO  $\lor$  (RES  $\land$  SEL))

### The Global Environment



- Boot register sets GO input in initial instant
- At each clock cycle
  - set RES
  - clock the registers









► *s*?*p*,*q*:



► *s* ⊃ *p*:





▶ p || q:



### ▶ *p* || *q* (contd):

- The synchronizer computes the maximum of the completion codes
- Implemented with this (constructive) circuit:



► {*p*}:



► ↑*p*:



► *p\s*:



### Example



circuit C2:  

$$B = \neg \operatorname{REG}(1) // \operatorname{Boot}$$

$$S = B$$

$$R = \operatorname{REG}(B \land O \land S) // \operatorname{pause}$$

$$O = (B \land O \land \neg S) \lor R$$

$$K0 = (B \land \neg O) \lor (B \land O \land \neg S) \lor R$$

$$K1 = B \land O \land S$$



### To Go Further

- Gérard Berry, The Constructive Semantics of Pure Esterel, Draft book, current version 3.0, Dec. 2002, Chapters 10 and 11,
  - http://www-sop.inria.fr/members/Gerard.Berry/ Papers/EsterelConstructiveBook.zip