
Strict Sequential Constructiveness

Alexander Schulz-Rosengarten Reinhard von Hanxleden, Michael Mendler

Why restricting sequential constructiveness?

Motivation: Program P10



Strict Sequential Constructiveness


3 / 42

Problem

P10

- is reactive (∃ SC-admissible Run)
- is determinate (\forall SC-admissible Runs : same determinate macro responses)
- is Sequentially Constructive
- but is executed in a speculative manner

Strict Sequential Constructiveness 2 / 42 Strict Sequential Constructiveness 4 / 4



Restricting Sequential Constructiveness

Strict Sequential Constructiveness is
Sequential Constructiveness without speculation

How can we eliminate speculation?

Strict Sequential Constructivenes

7 / 4

Problem

P10:

- is reactive (∃ SC-admissible Run)
- is determinate (\forall SC-admissible Runs : same determinate macro responses)
- is Sequentially Constructive
- but is executed in a speculative manner

Problem

The SC MoC allows speculation

 \Rightarrow SC programs may form non-constructive (delay sensitive) circuits

Restricting Sequential Constructiveness

Idea

Ground SC in constructiveness in the spirit of Esterel

Constructive Esterel:

- has no speculation
- always transforms into delay-insensitive (constructive) circuits

but

- requires globally consistent signal states
- has no shared variables (write & read)


Strict Sequential Constructiveness 6/42 Strict Sequential Constructiveness 8/4

Concept



- Transformation into SSA form
 - sequential variable behavior
 - iur protocol
- 2 Translation into Esterel
 - signal encoding
 - ► SSA functions encoding
- Sterel constructiveness check


Static Single Assignment Form




- Each variable is assigned only once (statically)
- Only one reaching definition for each read (def-use-chains)
- Minimal placement of ϕ -nodes using a dominator analysis
- Intermediate representation based on a CFG

What about SCGs with concurrency?


Static Single Assignment Form



Static Single Assignment Form with Concurrency



Static Single Assignment Form with Concurrency



i	j	У
false	false	0
false	true	2
true	false	1
true	true	reject

trict Sequential Constructiveness

13 / 42

Static Single Assignment Form for SC Programs

SC-specific merge functions:

- Sequential override
- Encode concurrency
- Detect confluent writes
- Reject conflicting writes

Variable Representation: $\langle x^p, x \rangle$

Inspired by valued signals.

 \mathbf{x}^p : Presence signal

x: Actual variable value

```
|\mathbf{x}| = \operatorname{conc}(\langle \mathbf{x}_i^p, \mathbf{x}_i \rangle, \langle \mathbf{x}_j^p, \mathbf{x}_j \rangle) :=
           present x_i^p then
               present x_i^p then
                    if x_i == x_j then
                        \texttt{return} \ \langle \texttt{x}_i^p, \texttt{x}_i \rangle
                     else
                         reject
                    return \langle \mathbf{x}_i^p, \mathbf{x}_i \rangle
10
               present x_i^p then
11
                   return \langle \mathbf{x}_i^p, \mathbf{x}_i \rangle
12
13
                    return \langle absent, nil \rangle
14
```

Strict Sequential Constructivener

14 / 42

Static Single Assignment Form for SC Programs

SC-specific merge functions:

- Sequential override
- Encode concurrency
- Detect confluent writes
- Reject conflicting writes

Variable Representation: $\langle x^p, x \rangle$


Inspired by valued signals.

 \mathbf{x}^p : Presence signal


x: Actual variable value

```
 \begin{array}{c|c} 1 & \sec(\langle \mathbf{x}_i^p, \mathbf{x}_i \rangle, \langle \mathbf{x}_j^p, \mathbf{x}_j \rangle) := \\ 2 & \operatorname{present} \ \mathbf{x}_j^p \ \operatorname{then} \\ 3 & \operatorname{return} \ \langle \mathbf{x}_j^p, \mathbf{x}_j \rangle \\ 4 & \operatorname{else} \\ 5 & \operatorname{present} \ \mathbf{x}_i^p \ \operatorname{then} \\ 6 & \operatorname{return} \ \langle \mathbf{x}_i^p, \mathbf{x}_i \rangle \\ 7 & \operatorname{else} \\ 8 & \operatorname{return} \ \langle absent, nil \rangle \\ \end{array}
```

Static Single Assignment Form for SCGs



Static Single Assignment Form for SCGs




i	j	У
false	false	0
false	true	2
true	false	1
true	true	reject

trict Sequential Constructiveness

16 / 42

SSA Form: Delays



```
||\operatorname{conc}(\langle \mathbf{x}_i^p, \mathbf{x}_i \rangle, \langle \mathbf{x}_i^p, \mathbf{x}_j \rangle)| :=
          present x_i^p then
              present x_i^p then
                  if x_i == x_i then
                      return \langle \mathbf{x}_i^p, \mathbf{x}_i \rangle
                   else
                       reject
              else
                   return \langle x_i^p, x_i \rangle
10
          else
              present x_i^p then
11
                  return \langle \mathbf{x}_{i}^{p}, \mathbf{x}_{j} \rangle
12
13
              else
                   return \langle absent, nil \rangle
```


Strict Sequential Constructiveness

18 / 42

SSA Form: Further Aspects

- Delays
 - ▶ Merge functions use a variable with signals and implicit reset
- Loops
 - ► Merge expressions require explicit sequential ordering
- Updates
 - ▶ iur protocol ordering
 - ► Confluent by definition
- Interface
 - ► SSA renaming


SSA Form: Delays




- Presence signals are reset to absent
- Runtime concurrent conflicts can be detected
- Merge function cannot resolve value without write in the same tick

Strict Sequential Constructiveness 17 / 42 Strict Sequential Constructiveness 19 /


SSA Form: Delays Solved




SSA Form: Loops



SSA Form: Loops



SSA Form: Loop Handling




- Merge expressions require static ordering
- Wrong ordering due to simple structure analysis

Solution:

- Surface-Depth analysis
- Requires a pause that is always executed
- Switch order of writes in the surface with depth

trict Sequential Constructiveness 21 / 42 Strict Sequential Constructiveness 23 / 4

SSA Form: Updates



Strict Sequential Constructiveness

24 / 42


SSA Form: Update Handling

- Special seq function for updates
- Requires partial static schedule to generate merge expressions


Strict Sequential Constructivenes

26 / 42

SSA Form: Updates



SSA Form: Updates Solved



Strict Sequential Constructiveness 25 / 42 Strict Sequential Constructiveness 27 /

SSA Form: Interface

- SSA renaming should not violate the original interface
- Inputs must be read from the environment in each tick
- Inputs can be locally overridden
- Outputs must be conveyed to the environment in each tick



Strict Sequential Constructiveness

28 / 42

Strict Sequential Constructivene

30 / 42

SSA Form: Interface Solved

```
1 module IO-SSA
  input int I;
  int IO;
                               16
                                    par
  output int 0;
                                     PauseLoop:
  int 00, 01, 0reg;
                                     Oreg = seq(pre(Oreg), 00, 01);
                               18
  bool term = false;
                                     0 = 0reg;
                               19
                                     if !term then
    fork
                               21
                                       pause;
      if I < 0 then
                               22
                                       goto PauseLoop
       IO = 0
10
                               23
                                     end
      end;
11
                               24
                                   join
      00 = seq(I, I0)
12
                               25 }
      pause;
13
      01 = pre(Oreg) * I;
14
      term = true
```

Translation into Esterel

Translation of

- program structure
- variables

Esterel data-types:

- Variables
- Valued signals
- Pure signals

		0
$\setminus x_i$	present	absent
esent	true	false

undef

undef

Presence Encoding

Dual-Rail Encoding

absent

$x_i \setminus not_x_i$	present	absent
present	illegal	true
absent	false	undef

Strict Sequential Constructiveness 29 / 42 Strict Sequential Constructiveness 31

Dual-Rail Encoding

```
x_i = true
                            \rightarrow
                                        emit x_i
x_i = false
                                        emit not x<sub>i</sub>
                                        present errorExpr(e) then
                                          emit error
                                        else
                                             present trueExpr(e) then
                                               emit x_i
x_i = e
                                             end
                                             present falseExpr(e) then
                                               emit not_x_i
                                             end
                                          ]
                                        end
```

Dual-Rail Encoding

```
\begin{split} \mathbf{x}_i &: \\ &\mathsf{trueExpr:} \ \mathbf{x}_i \\ &\mathsf{falseExpr:} \ \mathsf{not\_x}_i \\ &\mathsf{conc}(e_i, e_j) \colon \\ &\mathsf{errorExpr:} \ (\mathsf{trueExpr}(e_i) \land \mathsf{falseExpr}(e_j)) \lor \\ &\quad (\mathsf{falseExpr}(e_i) \land \mathsf{trueExpr}(e_j)) \\ &\mathsf{trueExpr:} \ \mathsf{trueExpr}(e_i) \lor \mathsf{trueExpr}(e_j) \\ &\mathsf{falseExpr:} \ \mathsf{falseExpr}(e_i) \lor \mathsf{falseExpr}(e_j) \\ &\mathsf{seq}(e_i, e_j) \colon \\ &\mathsf{trueExpr:} \ \mathsf{trueExpr}(e_j) \lor (\neg \mathsf{falseExpr}(e_j) \land \mathsf{trueExpr}(e_i)) \\ &\mathsf{falseExpr:} \ \mathsf{falseExpr}(e_j) \lor (\neg \mathsf{trueExpr}(e_j) \land \mathsf{falseExpr}(e_i)) \\ &\mathsf{falseExpr:} \ \mathsf{falseExpr}(e_j) \lor (\neg \mathsf{trueExpr}(e_j) \land \mathsf{falseExpr}(e_i)) \\ \end{split}
```

Strict Sequential Constructiveness

32 / 42

trict Sequential Constructivenes

34 / 43


Dual-Rail Encoding

```
present errorExpr(e) then
                                      emit error
                                    else
if (e) then
                                        present trueExpr(e) then
  //then-block
                                         % then-block
else
                                        end
                         \rightarrow
 //else-block
                                      - 11
                                        present falseExpr(e) then
end
                                         % else-block
                                        end
                                      ]
                                    end
```




Strict Sequential Constructiveness 33 / 42 Strict Sequential Constructiveness 35 /

Back to P10




Back to P10




Not constructive in Esterel \Rightarrow not Strict SC

Back to P10



Confluent P10 Variants



Confluent P10 Variants

```
emit not_y0;
                                              emit not_y0;
3 |
     [
                                         3
       emit not_x0;
                                                emit x0;
       present (x0 and not_x1) or (
                                                present (x0 and not_x1) or (
           not_x0 and x1) then
                                                     not_x0 and x1) then
         emit error
                                                  emit error
                                                else
       else
          present x0 or x1 then
                                                   present x0 or x1 then
9
10
            emit y1
                                                     emit y1
                                         10
11
                                         11
                                                    end
12
          present not_x0 or not_x1 then
                                                    present not_x0 or not_x1 then
13
14
            emit not_y1
                                                      emit not_y1
15
                                         15
16
                                         16
17
       end
                                         17
                                                end
18
                                         18
       present not_y1 then
                                                present not_y1 then
19
                                         19
20 21
        emit not_x1
                                         20
                                                  emit x1
                                                end
                                         21
22 ||
                                         22
23 ||
                                         23 | | | |
     signal err in
                                              signal err in
                                         24
25
     present error then
                                         25
                                              present error then
      present err else emit err end
                                         26
                                                present err else emit err end
27
     end
                                         27
     end signal
                                         28
                                              end signal
```

New Compile Chain



Future Work

- Optimized translation for SCEst
- Code optimization based on SSA
- Loop unrolling for (bounded) instantaneous loops
- Dynamic scheduling of updates
- Reduction merge expression insertion

trict Sequential Constructiveness

42 / 42