# Strict Sequential Constructiveness 

Alexander Schulz-Rosengarten<br>Reinhard von Hanxleden, Michael Mendler

## Why restricting sequential constructiveness?

## Motivation: Program P10

| 1 module P10 |  |  |
| :---: | :---: | :---: |
| int $\mathrm{x}, \mathrm{y}$; |  |  |
| 3 | \{ |  |
| 4 | $y=0$; | //S1 |
| 5 | fork |  |
| 6 | $\mathrm{x}=1$; | //S2 |
| 7 | $\mathrm{y}=\mathrm{x}$ | //S3 |
| 8 | par |  |
| 9 | if $\mathrm{y}==0$ then | //S4 |
| 10 | $\mathrm{x}=0$ | //S5 |
| 11 | end |  |
| 12 | join |  |
| 13 | \} |  |

## Motivation: Program P10

```
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{2}{*}{1} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
module P10 \\
int x, y;
\end{tabular}}} \\
\hline & & \\
\hline 3 & & \\
\hline 4 & \(y=0 ;\) & //S1 \\
\hline 5 & fork & \\
\hline 6 & \(\mathrm{x}=1\); & //S2 \\
\hline 7 & \(\mathrm{y}=\mathrm{x}\) & //S3 \\
\hline 8 & par & \\
\hline 9 & if \(\mathrm{y}==0\) then & //S4 \\
\hline 10 & \(\mathrm{x}=0\) & //S5 \\
\hline 11 & end & \\
\hline 12 & join & \\
\hline 13 & \} & \\
\hline
\end{tabular}
```



## Motivation: Program P10

| 1 module P10 |  |  |
| :---: | :---: | :---: |
| 2 | int $\mathrm{x}, \mathrm{y}$; |  |
| 3 | \{ |  |
| 4 | $y=0 ;$ | //S1 |
| 5 | fork |  |
| 6 | $\mathrm{x}=1$; | //S2 |
| 7 | $\mathrm{y}=\mathrm{x}$ | //S3 |
| 8 | par |  |
| 9 | if $\mathrm{y}==0$ then | //S4 |
| 10 | $\mathrm{x}=0$ | //S5 |
| 11 | end |  |
| 12 | join |  |
| 13 | \} |  |

## SC-admissible Schedule <br> S1 - S2 - S3 - S4



## Problem

P10

- is reactive ( $\exists \mathrm{SC}$-admissible Run)


## Problem

P10

- is reactive ( $\exists \mathrm{SC}$-admissible Run)
- is determinate ( $\forall$ SC-admissible Runs : same determinate macro responses)


## Problem

- is reactive ( $\exists \mathrm{SC}$-admissible Run)
- is determinate ( $\forall \mathrm{SC}$-admissible Runs : same determinate macro responses)
- is Sequentially Constructive


## Problem

- is reactive ( $\exists \mathrm{SC}$-admissible Run)
- is determinate ( $\forall \mathrm{SC}$-admissible Runs : same determinate macro responses)
- is Sequentially Constructive
- but is executed in a speculative manner


## YOU SHALL NOT



## Problem

P10:

- is reactive ( $\exists \mathrm{SC}$-admissible Run)
- is determinate ( $\forall$ SC-admissible Runs : same determinate macro responses)
- is Sequentially Constructive
- but is executed in a speculative manner


## Problem

## P10:

- is reactive ( $\exists$ SC-admissible Run)
- is determinate ( $\forall$ SC-admissible Runs : same determinate macro responses)
- is Sequentially Constructive
- but is executed in a speculative manner


## Problem

The SC MoC allows speculation

## Problem

## P10:

- is reactive ( $\exists$ SC-admissible Run)
- is determinate ( $\forall$ SC-admissible Runs : same determinate macro responses)
- is Sequentially Constructive
- but is executed in a speculative manner


## Problem

The SC MoC allows speculation
$\Rightarrow$ SC programs may form non-constructive (delay sensitive) circuits

## Restricting Sequential Constructiveness

## Strict Sequential Constructiveness <br> is

Sequential Constructiveness without speculation

## Restricting Sequential Constructiveness

> Strict Sequential Constructiveness is

Sequential Constructiveness without speculation

How can we eliminate speculation?

## Restricting Sequential Constructiveness

## Idea

Ground SC in constructiveness in the spirit of Esterel

## Restricting Sequential Constructiveness

Idea
Ground SC in constructiveness in the spirit of Esterel

Constructive Esterel:

- has no speculation


## Restricting Sequential Constructiveness

## Idea

Ground SC in constructiveness in the spirit of Esterel

Constructive Esterel:

- has no speculation
- always transforms into delay-insensitive (constructive) circuits


## Restricting Sequential Constructiveness

## Idea

Ground SC in constructiveness in the spirit of Esterel

Constructive Esterel:

- has no speculation
- always transforms into delay-insensitive (constructive) circuits


## Restricting Sequential Constructiveness

## Idea

Ground SC in constructiveness in the spirit of Esterel

Constructive Esterel:

- has no speculation
- always transforms into delay-insensitive (constructive) circuits
but
- requires globally consistent signal states


## Restricting Sequential Constructiveness

## Idea

Ground SC in constructiveness in the spirit of Esterel

Constructive Esterel:

- has no speculation
- always transforms into delay-insensitive (constructive) circuits
but
- requires globally consistent signal states
- has no shared variables (write \& read)


## Concept



## Concept


(1) Transformation into SSA form

## Concept


(1) Transformation into SSA form

- sequential variable behavior


## Concept


(1) Transformation into SSA form

- sequential variable behavior
- iur protocol


## Concept


(1) Transformation into SSA form

- sequential variable behavior
- iur protocol
(2) Translation into Esterel


## Concept


(1) Transformation into SSA form

- sequential variable behavior
- iur protocol
(2) Translation into Esterel
- signal encoding


## Concept


(1) Transformation into SSA form

- sequential variable behavior
- iur protocol
(2) Translation into Esterel
- signal encoding
- SSA functions encoding


## Concept


(1) Transformation into SSA form

- sequential variable behavior
- iur protocol
(2) Translation into Esterel
- signal encoding
- SSA functions encoding
(3) Esterel constructiveness check


## Static Single Assignment Form



## Static Single Assignment Form



## Procedure

(1) Split up variables into versions

## Static Single Assignment Form



## Procedure

(1) Split up variables into versions
(2) Introduce $\phi$-functions to merge variable versions

## Static Single Assignment Form



- Each variable is assigned only once (statically)


## Static Single Assignment Form



- Each variable is assigned only once (statically)
- Only one reaching definition for each read (def-use-chains)


## Static Single Assignment Form



- Each variable is assigned only once (statically)
- Only one reaching definition for each read (def-use-chains)
- Minimal placement of $\phi$-nodes using a dominator analysis


## Static Single Assignment Form



- Each variable is assigned only once (statically)
- Only one reaching definition for each read (def-use-chains)
- Minimal placement of $\phi$-nodes using a dominator analysis


## Static Single Assignment Form



- Each variable is assigned only once (statically)
- Only one reaching definition for each read (def-use-chains)
- Minimal placement of $\phi$-nodes using a dominator analysis
- Intermediate representation based on a CFG


## Static Single Assignment Form



- Each variable is assigned only once (statically)
- Only one reaching definition for each read (def-use-chains)
- Minimal placement of $\phi$-nodes using a dominator analysis
- Intermediate representation based on a CFG


## Static Single Assignment Form



- Each variable is assigned only once (statically)
- Only one reaching definition for each read (def-use-chains)
- Minimal placement of $\phi$-nodes using a dominator analysis
- Intermediate representation based on a CFG


## What about SCGs with concurrency?

## Static Single Assignment Form with Concurrency



## Static Single Assignment Form with Concurrency



## Static Single Assignment Form with Concurrency



## Problem <br> $\phi$-functions cannot handle concurrency

## Static Single Assignment Form with Concurrency



## Static Single Assignment Form with Concurrency



| i | $j$ | $y$ |
| :---: | :---: | :---: |
| false | false |  |
| false | true |  |
| true | false |  |
| true | true |  |

## Static Single Assignment Form with Concurrency



| i | $j$ | $y$ |
| :---: | :---: | :---: |
| false | false | 0 |
| false | true |  |
| true | false |  |
| true | true |  |

## Static Single Assignment Form with Concurrency



| i | j | y |
| :---: | :---: | :---: |
| false | false | 0 |
| false | true | 2 |
| true | false |  |
| true | true |  |

## Static Single Assignment Form with Concurrency



| i | j | y |
| :---: | :---: | :---: |
| false | false | 0 |
| false | true | 2 |
| true | false | 1 |
| true | true |  |

## Static Single Assignment Form with Concurrency



| i | $j$ | $y$ |
| :---: | :---: | :---: |
| false | false | 0 |
| false | true | 2 |
| true | false | 1 |
| true | true | reject |

## Static Single Assignment Form for SC Programs

SC-specific merge functions:

- Sequential override


## Static Single Assignment Form for SC Programs

SC-specific merge functions:

- Sequential override
- Encode concurrency


## Static Single Assignment Form for SC Programs

SC-specific merge functions:

- Sequential override
- Encode concurrency
- Detect confluent writes


## Static Single Assignment Form for SC Programs

SC-specific merge functions:

- Sequential override
- Encode concurrency
- Detect confluent writes
- Reject conflicting writes


## Static Single Assignment Form for SC Programs

SC-specific merge functions:

- Sequential override
- Encode concurrency
- Detect confluent writes
- Reject conflicting writes


## Variable Representation: $\left\langle\mathrm{x}^{p}, \mathrm{x}\right\rangle$

Inspired by valued signals.
$\mathrm{x}^{p}$ : Presence signal
$x$ : Actual variable value

## Static Single Assignment Form for SC Programs

SC-specific merge functions:

- Sequential override
- Encode concurrency
- Detect confluent writes
- Reject conflicting writes


## Variable Representation: $\left\langle\mathrm{x}^{p}, \mathrm{x}\right\rangle$

Inspired by valued signals.
$\mathrm{x}^{p}$ : Presence signal
$x$ : Actual variable value

## Static Single Assignment Form for SC Programs

SC-specific merge functions:

- Sequential override
- Encode concurrency
- Detect confluent writes
- Reject conflicting writes


## Variable Representation: $\left\langle\mathrm{x}^{p}, \mathrm{x}\right\rangle$

Inspired by valued signals.
$\mathrm{x}^{p}$ : Presence signal
x : Actual variable value
$\operatorname{conc}\left(\left\langle\mathrm{x}_{i}^{p}, \mathrm{x}_{i}\right\rangle,\left\langle\mathrm{x}_{j}^{p}, \mathrm{x}_{j}\right\rangle\right):=$ present $\mathrm{x}_{i}^{p}$ then present $\mathrm{x}_{j}^{p}$ then
if $\mathrm{x}_{i}==\mathrm{x}_{j}$ then return $\left\langle\mathrm{x}_{i}^{p}, \mathrm{x}_{i}\right\rangle$
else reject else return $\left\langle\mathrm{x}_{i}^{p}, \mathrm{x}_{i}\right\rangle$ else present $\mathrm{x}_{j}^{p}$ then return $\left\langle\mathrm{x}_{j}^{p}, \mathrm{x}_{j}\right\rangle$ else return $\langle a b s e n t, n i l\rangle$

## Static Single Assignment Form for SCGs



## Static Single Assignment Form for SCGs



## Static Single Assignment Form for SCGs



## Static Single Assignment Form for SCGs



## Static Single Assignment Form for SCGs



## Static Single Assignment Form for SCGs



$$
\operatorname{seq}\left(x_{0}, \operatorname{conc}\left(x_{1}, x_{2}\right)\right)
$$

## Static Single Assignment Form for SCGs



| i | $j$ | $y$ |
| :---: | :---: | :---: |
| false | false | 0 |
| false | true | 2 |
| true | false | 1 |
| true | true | reject |

## SSA Form: Further Aspects

- Delays


## SSA Form: Further Aspects

- Delays
- Merge functions use a variable with signals and implicit reset


## SSA Form: Further Aspects

- Delays
- Merge functions use a variable with signals and implicit reset
- Loops


## SSA Form: Further Aspects

- Delays
- Merge functions use a variable with signals and implicit reset
- Loops
- Merge expressions require explicit sequential ordering


## SSA Form: Further Aspects

- Delays
- Merge functions use a variable with signals and implicit reset
- Loops
- Merge expressions require explicit sequential ordering
- Updates


## SSA Form: Further Aspects

- Delays
- Merge functions use a variable with signals and implicit reset
- Loops
- Merge expressions require explicit sequential ordering
- Updates
- iur protocol ordering


## SSA Form: Further Aspects

- Delays
- Merge functions use a variable with signals and implicit reset
- Loops
- Merge expressions require explicit sequential ordering
- Updates
- iur protocol ordering
- Confluent by definition


## SSA Form: Further Aspects

- Delays
- Merge functions use a variable with signals and implicit reset
- Loops
- Merge expressions require explicit sequential ordering
- Updates
- iur protocol ordering
- Confluent by definition
- Interface


## SSA Form: Further Aspects

- Delays
- Merge functions use a variable with signals and implicit reset
- Loops
- Merge expressions require explicit sequential ordering
- Updates
- iur protocol ordering
- Confluent by definition
- Interface
- SSA renaming


## SSA Form: Delays



## SSA Form: Delays




## SSA Form: Delays



## SSA Form: Delays



## SSA Form: Delays



- Presence signals are reset to absent


## SSA Form: Delays



- Presence signals are reset to absent
- Runtime concurrent conflicts can be detected


## SSA Form: Delays



- Presence signals are reset to absent
- Runtime concurrent conflicts can be detected
- Merge function cannot resolve value without write in the same tick


## SSA Form: Delays Solved



Solution:

- Resolve and save variable values in each tick


## SSA Form: Delays Solved



Solution:

- Resolve and save variable values in each tick
- Store values in register variables


## SSA Form: Delays Solved



Solution:

- Resolve and save variable values in each tick
- Store values in register variables
- Use pre to consider values of the previous tick in merge expressions


## SSA Form: Delays Solved



Solution:

- Resolve and save variable values in each tick
- Store values in register variables
- Use pre to consider values of the previous tick in merge expressions
- Reduce merge expression based on tick borders


## SSA Form: Loops



## SSA Form: Loops



## SSA Form: Loop Handling



- Merge expressions require static ordering


## SSA Form: Loop Handling



- Merge expressions require static ordering
- Wrong ordering due to simple structure analysis


## SSA Form: Loop Handling



- Merge expressions require static ordering
- Wrong ordering due to simple structure analysis
Solution:
- Surface-Depth analysis


## SSA Form: Loop Handling



- Merge expressions require static ordering
- Wrong ordering due to simple structure analysis
Solution:
- Surface-Depth analysis
- Requires a pause that is always executed


## SSA Form: Loop Handling



- Merge expressions require static ordering
- Wrong ordering due to simple structure analysis
Solution:
- Surface-Depth analysis
- Requires a pause that is always executed
- Switch order of writes in the surface with depth


## SSA Form: Loop Handling



- Merge expressions require static ordering
- Wrong ordering due to simple structure analysis
Solution:
- Surface-Depth analysis
- Requires a pause that is always executed
- Switch order of writes in the surface with depth


## SSA Form: Updates



## SSA Form: Updates



## SSA Form: Updates



## SSA Form: Update Handling

$$
x=x+1
$$

## SSA Form: Update Handling

$$
x=x+1 \quad \rightarrow \quad x u p=1
$$

## SSA Form: Update Handling

$$
\begin{gathered}
\mathrm{x}=\mathrm{x}+1 \underset{\downarrow}{ } \rightarrow \text { xup }=1 \\
\downarrow
\end{gathered}
$$

## SSA Form: Update Handling

$$
\begin{gathered}
\mathrm{x}=\mathrm{x}+1 \\
\downarrow \quad \mathrm{xup}=1 \\
\downarrow \\
\operatorname{combine}\left(+, \mathrm{x}_{\text {init }}, \text { xup }\right)
\end{gathered}
$$

## SSA Form: Update Handling



## SSA Form: Update Handling

$$
\begin{array}{cc}
\mathrm{x}=\mathrm{x}+1 & \rightarrow \quad \mathrm{xup}=1 \\
\downarrow \\
\text { combine }\left(+, \mathrm{x}_{\text {init }}, \text { xup }\right)
\end{array}
$$

| ${ }_{1}$ | combine $\left(f,\left\langle\mathrm{x}^{p}, \mathrm{x}\right\rangle,\left\langle\mathrm{x}_{u p}^{p}, \mathrm{x}_{u p}\right\rangle\right):=$ |
| ---: | :---: |
| 2 | present $\mathrm{x}^{p}$ then |
| 3 | present $\mathrm{x}_{u p}^{p}$ then |
| 4 | return $\left\langle\mathrm{x}^{p}, f\left(\mathrm{x}, \mathrm{x}_{u p}\right)\right\rangle$ |
| 5 | else |
| 6 | return $\left\langle\mathrm{x}^{p}, \mathrm{x}\right\rangle$ |
| 7 | else |
| 8 | present $\mathrm{x}_{u p}^{p}$ then |
| 9 | reject |
| 10 | else |
| 11 | return $\langle$ absent, nil $\rangle$ |

- Special seq function for updates


## SSA Form: Update Handling

$$
\begin{array}{cc}
\mathrm{x}=\mathrm{x}+1 & \rightarrow \quad \mathrm{xup}=1 \\
\downarrow \\
\text { combine }\left(+, \mathrm{x}_{\text {init }}, \text { xup }\right)
\end{array}
$$

| 1 | $\operatorname{combine}\left(f,\left\langle\mathrm{x}^{p}, \mathrm{x}\right\rangle,\left\langle\mathrm{x}_{u p}^{p}, \mathrm{x}_{u p}\right\rangle\right)$ |
| :---: | :---: |
| 2 | present $\mathrm{x}^{p}$ then |
| 3 | present $\mathrm{x}_{u p}^{p}$ then |
| 4 | return $\left\langle\mathrm{x}^{p}, f\left(\mathrm{x}, \mathrm{x}_{u p}\right)\right\rangle$ |
| 5 | else |
| 6 | return $\left\langle\mathrm{x}^{p}, \mathrm{x}\right\rangle$ |
| 7 | else |
| 8 | present $\mathrm{x}_{u p}^{p}$ then |
| 9 | reject |
| 10 | else |
| 11 | return $\langle a b s e n t, n i l\rangle$ |

- Special seq function for updates
- Requires partial static schedule to generate merge expressions


## SSA Form: Updates Solved



## SSA Form: Interface

|  | module IO |
| :---: | :---: |
| 1 | input int I; |
|  | output int O; |
| 4 | \{ |
| 5 | if $\mathrm{I}<0$ then |
| 6 | $\mathrm{I}=0$ |
| 7 | end; |
| 8 | 0 = I; |
| 9 | pause; |
| 10 | $0=0 * I$ |
| 11 | \} |

## SSA Form: Interface



- SSA renaming should not violate the original interface


## SSA Form: Interface



- SSA renaming should not violate the original interface
- Inputs must be read from the environment in each tick


## SSA Form: Interface

```
module IO
input int I;
output int 0;
{
    if I < 0 then
        I = 0
    end;
    O = I;
    pause;
    O = O * I
```


## SSA Form: Interface

```
module IO
input int I;
output int 0;
{
    if I < 0 then
        I = 0
    end;
    O = I;
    pause;
    O = O * I
}
```

- SSA renaming should not violate the original interface
- Inputs must be read from the environment in each tick
- Inputs can be locally overridden
- Outputs must be conveyed to the environment in each tick


## SSA Form: Interface Solved

| 1 | module IO-SSA |
| :---: | :---: |
|  | input int I; |
| 3 | int IO; |
| 4 | output int 0 ; |
| 5 | int 00, 01, Oreg; |
| 6 | bool term = false; |
| 7 | \{ |
| 8 | fork |
| 9 | if I < 0 then |
| 10 | IO $=0$ |
| 11 | end; |
| 12 | $00=\operatorname{seq}(\mathrm{I}, \mathrm{I} 0)$ |
| 13 | pause; |
| 14 | 01 = pre(Oreg) * I; |
| 15 | term = true |



## Translation into Esterel

Translation of

- program structure


## Translation into Esterel

Translation of

- program structure
- variables


## Translation into Esterel

Translation of

- program structure
- variables

Esterel data-types:

- Variables


## Translation into Esterel

Translation of

- program structure
- variables

Esterel data-types:

- Variables
- Valued signals


## Translation into Esterel

Translation of

- program structure
- variables

Esterel data-types:

- Variables
- Valued signals
- Pure signals


## Translation into Esterel

Translation of

- program structure
- variables

| Presence Encoding |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{x}_{i}^{p} \backslash \mathbf{x}_{i}$ | present | absent |  |
| present <br> absent | true | false |  |
| undef | undef |  |  |

Esterel data-types:

- Variables
- Valued signals
- Pure signals


## Translation into Esterel

Translation of

- program structure
- variables

Esterel data-types:

- Variables
- Valued signals
- Pure signals

| Presence Encoding |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{x}_{i}^{p} \backslash \mathbf{x}_{i}$ | present | absent |  |
| present | true | false |  |
| absent | undef | undef |  |


| Dual-Rail Encoding |  |  |
| :---: | :---: | :---: |
| $\mathbf{x}_{i} \backslash$ not_ $\mathbf{x}_{i}$ | present | absent |
| present <br> absent | illegal | true |
| false | undef |  |

## Dual-Rail Encoding

```
x
emit xi
```


## Dual-Rail Encoding

$$
\begin{array}{lll}
\mathrm{x}_{i}=\text { true } & & \text { emit } \mathrm{x}_{i} \\
\mathrm{x}_{i}=\text { false } & \rightarrow & \text { emit not_ } \mathrm{x}_{i}
\end{array}
$$

## Dual-Rail Encoding

$$
\begin{array}{lll}
\mathrm{x}_{i}=\text { true } & \rightarrow & \text { emit } \mathrm{x}_{i} \\
\mathrm{x}_{i}=\text { false } & \rightarrow & \text { emit not_ } \mathrm{x}_{i}
\end{array}
$$

present errorExpr(e) then emit error
else
[
present trueExpr $(e)$ then emit $\mathrm{x}_{i}$
end
||
present falseExpr (e) then emit not_x ${ }_{i}$
end
]
end

## Dual-Rail Encoding

|  |  | present errorExpr(e) then emit error |
| :---: | :---: | :---: |
|  | else |  |
|  | [ |  |
| if (e) then |  | present trueExpr $(e)$ then |
| //then-block |  | \% then-block |
| else | $\rightarrow$ | end |
| //else-block |  | \| | |
| end |  | present falseExpr (e) then |
|  |  | \% else-block |
|  |  | end |
|  |  | ] |
|  |  | end |

## Dual-Rail Encoding

$\mathrm{x}_{i}$ :<br>trueExpr: $\mathrm{x}_{i}$<br>falseExpr: not_x $x_{i}$

## Dual-Rail Encoding

```
\mp@subsup{x}{i}{}
    trueExpr: x
falseExpr: not_x}\mp@subsup{x}{i}{
conc(e}\mp@subsup{e}{i}{},\mp@subsup{e}{j}{})
errorExpr: (trueExpr (e}\mp@subsup{i}{i}{})\wedge\mathrm{ falseExpr ( }\mp@subsup{e}{j}{}))
    (falseExpr}(\mp@subsup{e}{i}{})\wedge\operatorname{trueExpr}(\mp@subsup{e}{j}{})
    trueExpr: trueExpr ( }\mp@subsup{e}{i}{})\vee\mathrm{ trueExpr(e}\mp@subsup{e}{j}{}
falseExpr: falseExpr (ei) \vee falseExpr (e}\mp@subsup{e}{j}{}
```


## Dual-Rail Encoding

```
\mp@subsup{x}{i}{}
    trueExpr: }\mp@subsup{\mathbf{x}}{i}{
    falseExpr: not_x }\mp@subsup{x}{i}{
conc(e}\mp@subsup{e}{i}{},\mp@subsup{e}{j}{})
errorExpr: (trueExpr (e}\mp@subsup{i}{i}{})\wedge falseExpr ( (ej))\vee
    (falseExpr}(\mp@subsup{e}{i}{})\wedge trueExpr(e (ej)
    trueExpr: trueExpr (ei) V trueExpr (e e}
    falseExpr: falseExpr (ei) \vee falseExpr (e}\mp@subsup{e}{j}{}
seq( }\mp@subsup{e}{i}{},\mp@subsup{e}{j}{})
    trueExpr: trueExpr (e}\mp@subsup{j}{j}{\prime})\vee(\neg\mathrm{ falseExpr ( }\mp@subsup{e}{j}{})\wedge \ trueExpr ( (ei)
    falseExpr: falseExpr (e}\mp@subsup{j}{j}{})\vee(\neg\operatorname{trueExpr}(\mp@subsup{e}{j}{})\wedge\mathrm{ falseExpr (e}\mp@subsup{e}{i}{})
```



## Back to P10



Back to P10


## Back to P10



Back to P10


```
signal x0, not_x0, x1, not_x1 in
signal y0, not_y0, y1, not_y1 in
signal error in
[
emit not_y0;
            emit x0;
        present (x0 and not_x1) or
                                    (not_x0 and x1) then
                    emit error
        else
            [
                present x0 or x1 then
                emit y1
                    end
            ||
                present not_x0 or not_x1 then
                    emit not_y1
                    end
            ]
        end
        ||
        present not_y1 then
            emit not_x1
        end
        ]
||
        signal err in
        present error then
            present err else emit err end
        end
    end signal
```

Back to P10


```
signal x0, not_x0, x1, not_x1 in
signal y0, not_y0, y1, not_y1 in
signal error in
[
emit not_y0;
        emit x0;
        present (x0 and not_x1) or
                                    (not_x0 and x1) then
                emit error
        else
            [
                present x0 or x1 then
                emit y1
                end
            ||
                present not_x0 or not_x1 then
                not_y1
        end
        ||
        present not_y1 then
            emit not_x1
        end
        ]
||
    signal err in
        present error then
                    present err else emit err end
        end
    end signal
```


## Back to P10



## Back to P10



## Not constructive in Esterel $\Rightarrow$ not Strict SC

## Confluent P10 Variants



## Confluent P10 Variants



## Confluent P10 Variants

```
1| [ [ emit not_y0;
M|
    [
        emit not_x0;
        present (x0 and not_x1) or (
                not_x0 and x1) then
            emit error
        else
            [
                    present x0 or x1 then
                    emit y1
                    end
                ||
                    present not_x0 or not_x1 then
                    emit not_y1
M|
                    end
                ]
            end
        ||
            present not_y1 then
                emit not_x1
            end
        ]
||
signal err in
M|
    present error then
M|
            present err else emit err end
M|
    end
    end signal
    [
        emit x0;
        present (x0 and not_x1) or (
                not_x0 and x1) then
            emit error
        else
            [
                        present x0 or x1 then
                                    emit y1
                end
            ||
                present not_x0 or not_x1 then
                end
            ]
        end
    |
        present not_y1 then
                emit x1
            end
]
|
    present error then
        present err else emit err end
    end
    end signal
```

New Compile Chain


## Future Work

- Optimized translation for SCEst


## Future Work

- Optimized translation for SCEst
- Code optimization based on SSA


## Future Work

- Optimized translation for SCEst
- Code optimization based on SSA
- Loop unrolling for (bounded) instantaneous loops


## Future Work

- Optimized translation for SCEst
- Code optimization based on SSA
- Loop unrolling for (bounded) instantaneous loops
- Dynamic scheduling of updates


## Future Work

- Optimized translation for SCEst
- Code optimization based on SSA
- Loop unrolling for (bounded) instantaneous loops
- Dynamic scheduling of updates
- Reduction merge expression insertion

