Synchronous Languages—Lecture 12

Prof. Dr. Reinhard von Hanxleden

Christian-Albrechts Universität Kiel Department of Computer Science Real-Time Systems and Embedded Systems Group

4 June 2020 Last compiled: June 2, 2020, 11:12 hrs



Code Generation for Sequential Constructiveness

The 5-Minute Review Session

1. What are *Statecharts*?



The 5-Minute Review Session

1. What are *Statecharts*? Who invented them?

- 1. What are *Statecharts*? Who invented them?
- 2. What is the difference between SyncCharts and Statecharts?

- 1. What are *Statecharts*? Who invented them?
- 2. What is the difference between SyncCharts and Statecharts?
- 3. How can we transform Esterel to SyncCharts?

- 1. What are *Statecharts*? Who invented them?
- 2. What is the difference between SyncCharts and Statecharts?
- 3. How can we transform Esterel to SyncCharts? How about the other direction?

- 1. What are *Statecharts*? Who invented them?
- 2. What is the difference between SyncCharts and Statecharts?
- 3. How can we transform Esterel to SyncCharts? How about the other direction?
- 4. What are SCCharts? What is their motivation?

- 1. What are *Statecharts*? Who invented them?
- 2. What is the difference between SyncCharts and Statecharts?
- 3. How can we transform Esterel to SyncCharts? How about the other direction?
- 4. What are SCCharts? What is their motivation?
- 5. What are Core SCCharts?

Overview

SCG Mapping & Dependency Analysis

Code Generation Approaches

Schizophrenia Revisited

Compilation — Overview



Compilation — High-Level Synthesis



Compilation — High-Level Synthesis





Code Generation Approaches Schizophrenia Revisited

(Recall) SCCharts - Core & Extended Features



CIAU

Code Generation Approaches Schizophrenia Revisited

(Recall) SCCharts - Core & Extended Features



Code Generation Approaches Schizophrenia Revisited

(Recall) SCCharts - Core & Extended Features



CIAU

Code Generation Approaches Schizophrenia Revisited

(Recall) SCCharts - Core & Extended Features



CIAU

Compilation — High-Level Synthesis



Red: coming up now

Overview

SCG Mapping & Dependency Analysis

Compilation Overview The SC Graph Dependency Analysis

Code Generation Approaches

Schizophrenia Revisited

SCG Mapping & Dependency Analysis Code Generation Approaches

Schizophrenia Revisited

The SC Graph



SC Graph: Labeled graph G = (S, E)

SCG Mapping & Dependency Analysis Code Generation Approaches

Schizophrenia Revisited

The SC Graph



SC Graph: Labeled graph G = (S, E)

Nodes S correspond to statements of sequential program

The SC Graph



SC Graph: Labeled graph G = (S, E)

- Nodes S correspond to statements of sequential program
- Edges E reflect sequential execution control flow

High-Level Step 3: Map to SC Graph





High-Level Step 3: Map to SC Graph



Example: Mapping ABO to SCG



e 🖒 i e 🗖

1

The SC Graph — Dependencies



Two assignments within the SC Graph are concurrent iff

The SC Graph — Dependencies



Two assignments within the SC Graph are concurrent iff

they share a least common ancestor fork node.

The SC Graph — Dependencies



Two assignments within the SC Graph are concurrent iff

they share a least common ancestor fork node.

Two assignments are confluent iff

The SC Graph — Dependencies



Two assignments within the SC Graph are concurrent iff

they share a least common ancestor fork node.

Two assignments are confluent iff

the order of their assignments does not matter.

Dependency Types

Dependency Types





Dependency Types



Dependency Types

Dependencies are further categorized in



write—read



Dependency Types



Dependency Types

Dependencies are further categorized in



The SC MoC employs a strict "initialize - update - read" protocol.

(More on the SC MoC will follow in next lecture.)

Overview

SCG Mapping & Dependency Analysis

Code Generation Approaches

Circuit-based Approach Priority-based Approach Approach Comparison

Schizophrenia Revisited
Low-Level Synthesis I: The Circuit Approach



- Basic idea: Generate netlist
- Precondition:
 - Acyclic SCG (with dependency edges, but without tick edges)
- Well-established approach for compiling SyncCharts/Esterel

Low-Level Synthesis I: The Circuit Approach



- Basic idea: Generate netlist
- Precondition:
 - Acyclic SCG (with dependency edges, but without tick edges)
- Well-established approach for compiling SyncCharts/Esterel

Differences to Esterel circuit semantics [Berry '02]

- 1. Simpler translation rules, as aborts/traps/suspensions already transformed away during high-level synthesis
- 2. SC MoC permits sequential assignments

Basic Blocks



Basic Block:

A collection of SCG nodes / SCL statements

 that can be executed monolithically

Basic Blocks



Basic Block:

A collection of SCG nodes / SCL statements

 that can be executed monolithically

Rules:

 Split at nodes with more than one incoming control flow edge



Basic Block:

A collection of SCG nodes / SCL statements

 that can be executed monolithically

- Split at nodes with more than one incoming control flow edge
- Split at nodes with more than one outgoing control flow edge



Basic Block:

A collection of SCG nodes / SCL statements

 that can be executed monolithically

- Split at nodes with more than one incoming control flow edge
- Split at nodes with more than one outgoing control flow edge
- Split at tick edges



Basic Block:

A collection of SCG nodes / SCL statements

 that can be executed monolithically

- Split at nodes with more than one incoming control flow edge
- Split at nodes with more than one outgoing control flow edge
- Split at tick edges
- Split after fork nodes and before join nodes



Basic Block:

A collection of SCG nodes / SCL statements

 that can be executed monolithically

- Split at nodes with more than one incoming control flow edge
- Split at nodes with more than one outgoing control flow edge
- Split at tick edges
- Split after fork nodes and before join nodes
- Each node can only be included in one basic block at any time

Scheduling Blocks



Basic blocks may be interrupted when a data dependency interferes.

Scheduling Blocks



- Basic blocks may be interrupted when a data dependency interferes.
- Structure basic blocks further: Scheduling Blocks

Scheduling Blocks



- Basic blocks may be interrupted when a data dependency interferes.
- Structure basic blocks further: Scheduling Blocks
- Rules: ►
 - Split a basic block at incoming dependency edge

Scheduling Blocks



- Basic blocks may be interrupted when a data dependency interferes.
- Structure basic blocks further: Scheduling Blocks
- Rules:
 - Split a basic block at incoming dependency edge
- But...
 - want to minimize the number of context switches
 - $\blacktriangleright \Rightarrow \mathsf{Room} \text{ for optimization}!$

	Trigger	Effect	State	Region	Superstate
	(Conditional)	(Assignment)	(Delay)	(Thread)	(Concurrency)
Normalized Core SCCharts	/1: c \2:	i/x = e ↓	$\mathbf{\mathbf{\hat{v}}}$		[-] ff [-] f2

	Trigger (Conditional)	Effect (Assignment)	State (Delay)	Region (Thread)	Superstate (Concurrency)
Normalized Core SCCharts	/1: c 2:	↓ i/x = e	↓	•	(-) 12 (-) 12
SCL	if (c) s_1 else s_2	<i>X</i> = <i>e</i>	pause	t	fork t₁ par t₂ join
SCG	c true	x = e	surface depth	entry exit	fork



ABO SCG, With Dependencies and Scheduling Blocks





ABO SCG, With Dependencies and Scheduling Blocks













CAU

Sequential SCG — ABO







(Recall) Low-Level Synthesis I: The Circuit Approach



- Can use sequential SCL directly for SW synthesis
- Synthesizing HW needs a little further work

ABO SCL, Logic Synthesis (HW)

```
1 module ABO-seq
2 input output bool A, B;
3 output bool 01, 02;
4 bool GO, g0, g1, ...
5
  {
6
   q0 = GO;
7
   if g0 {
8
   01 = false;
9
   02 = false;
10
   };
11
   q5 = q4_pre;
12
   q7 = q8_pre;
13
   g_2 = g_0 || g_5;
14
   g3 = g2 && A;
15
    if g3 {
16
   B = true;
17
   01 = true:
18
   };
19
   q4 = q2 && ! A;
20
   q6 = q7 && B;
21
    if g6 {
22
   01 = true;
23
    };
24
    q8 = g0 || (g7 && ! B);
25
    e2 = ! q4;
26
    e6 = ! q8;
27
```

ABO SCL, Logic Synthesis (HW) Difference to software

```
1 module ABO-seq
2 input output bool A, B;
3 output bool 01, 02;
4 bool GO, g0, g1, ...
5
  {
6
   q0 = GO;
7
   if g0 {
8
   01 = false;
9
   02 = false;
10
   };
11
   q5 = q4_pre;
12
   q7 = q8_pre;
13
   q2 = q0 || q5;
14
   g3 = g2 && A;
15
    if g3 {
16
   B = true;
17
   01 = true:
18
   };
19
   q4 = g2 && ! A;
20
   q6 = q7 && B;
21
    if q6 {
22
   01 = true;
23
   };
24
    q8 = g0 || (g7 && ! B);
25
    e2 = ! q4;
26
    e6 = ! q8;
27
```

ABO SCL, Logic Synthesis (HW)

```
1 module ABO-seq
2 input output bool A, B;
3 output bool 01, 02;
4 bool GO, g0, g1, ...
5
  {
6
   q0 = GO;
7
  if a0 {
8
   01 = false;
9
   02 = false;
10
  };
11 g5 = g4_pre;
12 g7 = g8_pre;
13 g2 = g0 || g5;
14
   q3 = g2 && A;
15
   if g3 {
16
   B = true:
17
   01 = true:
18
   };
19 g4 = g2 && ! A;
20
   q6 = q7 && B;
21
    if q6 {
22
   01 = true;
23
   };
24
    q8 = q0 || (q7 \&\& ! B);
25
    e2 = ! q4;
26
    e6 = ! q8;
27
```

- All persistence (state, data) in external reg's ("_pre"-var's)
- ▶ Permit only one value per wire per tick ⇒ SSA

ABO SCL, Logic Synthesis (HW)

```
1 module ABO-seq
2 input output bool A, B;
3 output bool 01, 02;
4 bool GO, g0, g1, ...
5
  {
6
  q0 = GO;
  if a0 {
7
8
   01 = false;
   02 = false;
9
10
  };
11 g5 = g4_pre;
12 g7 = g8_pre;
13 g2 = g0 || g5;
14 g3 = g2 && A;
15
   if g3 {
16
   B = true;
17
  01 = true;
18
  };
19 q4 = q2 && ! A;
20 g6 = g7 && B;
21
   if q6 {
22
   01 = true;
23
   };
24 g8 = g0 || (g7 && ! B);
25 e2 = ! q4;
26
   e6 = ! q8;
27
```

- All persistence (state, data) in external reg's ("_pre"-var's)
- Permit only one value per wire per tick \Rightarrow SSA

```
1 ARCHITECTURE behavior OF ABO IS
 2 -- local signals definition, hidden
 3 begin
 4 -- main logic
 5 g0 <= GO local;
 6 O1 <= false WHEN g0 ELSE O1_pre;
 7 02 <= false WHEN g0 ELSE 02_pre;
 8 q5 <= q4 pre;
 9 q7 <= q8 pre;
10 g2 <= g0 or g5;
11 g3 <= g2 and A local;
12 B <= true WHEN g3 ELSE B local;
13 01 2 <= true WHEN g3 ELSE 01;
14 g4 <= g2 and not A_local;
15 g6 <= g7 and B;
16 01_3 <= true WHEN g6 ELSE 01_2;
17 g8 <= g0 or (g7 and not B);
18 e2 <= not (q4);
19 e6 <= not (g8);
```

CAU

Low-Level Synthesis II: The Priority Approach

Compile H High-Level 3	stion Tree
Circut-Based Low-Lowl Synthesis	Protry Based Low Lovel Synthesis

- More software-like
- Don't emulate control flow with guards/basic blocks, but with program counters/threads
- Priority-based thread dispatching
- SCL_P: SCL + PriolDs
- Implemented as C macros

Low-Level Synthesis II: The Priority Approach



- More software-like
- Don't emulate control flow with guards/basic blocks, but with program counters/threads
- Priority-based thread dispatching
- ► SCL_P: SCL + PriolDs
- Implemented as C macros

Differences to Synchronous C [von Hanxleden '09]

- No preemption ⇒ don't need to keep track of thread hierarchies
- Fewer, more light-weight operators
- RISC instead of CISC

Low-Level Synthesis II: The Priority Approach



- More software-like
- Don't emulate control flow with guards/basic blocks, but with program counters/threads
- Priority-based thread dispatching
- SCL_P: SCL + PriolDs
- Implemented as C macros

Differences to Synchronous C [von Hanxleden '09]

- No preemption ⇒ don't need to keep track of thread hierarchies
- Fewer, more light-weight operators
- RISC instead of CISC
- More human-friendly syntax

SCL_P Macros I

```
1 // Declare Boolean type
2 typedef int bool;
3 #define false 0
4 #define true 1
5
6 // Generate " L<line-number>" label
7 #define concat helper(a, b) a ## b
8 #define _concat(a, b) _concat_helper(a, b)
9 #define label concat(L, LINE)
10
11 // Enable/disable threads with prioID p
12 #define u2b(u)
                 (1 << u)
13 #define enable(p) enabled |= u2b(p); active |= u2b(p)
14 #define __isEnabled(p) ((_enabled & _u2b(p)) != 0)
15 #define disable(p) enabled \&= ~ u2b(p)
```

SCL_P Macros II

```
17 // Set current thread continuation
18 #define _setPC(p, label) _pc[p] = &&label
19
20 // Pause, resume at <label> or at pause
21 #define pause(label) setPC( cid, label); goto L PAUSE
22 #define pause pause ( label ); label :
23
24 // Fork/join sibling thread with prioID p
25 #define fork1(label, p) setPC(p, label); enable(p);
26 #define join1(p) _label_: if (_isEnabled(p)) { _pause(_label_); }
27
28 // Terminate thread at "par"
29 #define par goto L TERM;
30
31 // Context switch (change prioID)
32 #define _prio(p) _deactivate(_cid); _disable(_cid); _cid = p; \
33 _enable(_cid); _setPC(_cid, _label_); goto _L_DISPATCH; _label_:
```

ABO SCL_P I

85 int tick() 86 { 87 tickstart(2); 88 01 = false; 89 02 = false; 90 fork1 (HandleB, 91 1) { HandleA: 92 93 **if** (!A) { 94 pause; goto HandleA 95 ; } 96 B = true; 97 01 = true; 98 99 100 } par {

```
85 int tick()
86 {
87 if (_notInitial) { _active = _enabled;
         goto L DISPATCH; } else { pc[0]
         = &&_L_TICKEND; _enabled = (1 <<
        0); active = enabled; cid = 2;
        ; _enabled |= (1 << _cid); _active
        |= (1 << cid); notInitial = 1;</pre>
        };
88 \quad 01 = 0;
  02 = 0;
89
90
91
    _pc[1] = &&HandleB; _enabled |= (1 <<
        1); active |= (1 << 1); {
     HandleA:
92
93
     if (!A) {
      pc[ cid] = && L94; goto L PAUSE;
94
           L94:;
       goto HandleA;
95
96
      }
     B = 1;
97
     01 = 1;
98
99
    } goto _L_TERM; {
100
```

ABO SCL_P II

102	HandleB.	
102	nanareb.	
103	pause;	
104	if (!B) {	
105	goto HandleB	
	;	
106	}	
107	01 = true;	=
108	<pre>join1(2);</pre>	
109		
110	O1 = false;	
111	02 = true ;	
112	tickreturn;	
113 }		

```
102
     HandleB:
     _pc[_cid] = &&_L103; goto _L_PAUSE;
103
         L103:;
     if (!B) {
104
105
    goto HandleB;
106
     }
107 01 = 1;
108 } L108: if ((( enabled & (1 << 2)) !=
         0)) { pc[cid] = && L108; goto
        L PAUSE; };
109
110 01 = 0;
111 02 = 1;
112 goto L TERM; L TICKEND: return (
        enabled != (1 << 0)); L TERM:
        enabled &= ~(1 << cid); L PAUSE
        : _active &= ~(1 << _cid);
        L DISPATCH: asm volatile("bsrl
        %1,%0\n" : "=r" ( cid) : "r" (
        active) ); goto * pc[ cid];
```

Comparison of Low-Level Synthesis Approaches

Circuit Priority



Comparison of Low-Level Synthesis Approaches

	Circuit	Priority
Accepts instantaneous loops	-	+
Can synthesize hardware	+	-
Can synthesize software	+	+

Comparison of Low-Level Synthesis Approaches

	Circuit	Priority
Accepts instantaneous loops	-	+
Can synthesize hardware	+	-
Can synthesize software	+	+
Size scales well (linear in size of SCChart)	+	+
Comparison of Low-Level Synthesis Approaches

	Circuit	Priority
Accepts instantaneous loops	-	+
Can synthesize hardware	+	—
Can synthesize software	+	+
Size scales well (linear in size of SCChart)	+	+
Speed scales well (execute only "active" parts)	-	+
Instruction-cache friendly (good locality)	+	-
Pipeline friendly (little/no branching)	+	-
WCRT predictable (simple control flow)	+	+/-
Low execution time jitter (simple/fixed flow)	+	-

Comparison — Jitter



Execution time comparison of statecharts with multiple hierarchies depicts

Comparison — Jitter



Execution time comparison of statecharts with multiple hierarchies depicts

Iow jitter in circuit-based approach

Comparison — Jitter



Execution time comparison of statecharts with multiple hierarchies depicts

- low jitter in circuit-based approach
- execution time in priority-based approach more dependant to structure and input data of the statechart

Overview

SCG Mapping & Dependency Analysis

Code Generation Approaches

Schizophrenia Revisited

Classic Approaches The SCL Solution Summary

... What About That Acyclicity?

```
1 module schizo
 2 output O;
 3
 4 10op
    signal S in
 6
      present S
 7
       then
 8
       emit 0
 9
      end:
10
      pause;
11
      emit S:
12
    end:
13 end loop
14 end module
```

Esterel [Tardieu & de Simone '04]



... What About That Acyclicity?



SCL (1st try)

... What About That Acyclicity?



SCL (1st try)

... What About That Acyclicity?



SCL (1st try)

... What About That Acyclicity?



... What About That Acyclicity?

1 module schizo 2 output O; 3 4 100p signal S in 5 6 present S 7 then 8 emit 0 9 end: 10 pause; 11 emit S; 12 end; 13 end loop 14 end module Esterel [Tardieu & de Simone '04]





A: Instantaneous loop!

- a.k.a. Signal reincarnation
- a.k.a. Schizophrenia

A Solution

```
1 module schizo
2 output O;
3
4 10op
 5
    signal S in
6
     present S
7
       then
8
      emit 0
9
     end;
10
     pause;
11
     emit S;
12
    end;
13 end loop
14 end module
```

Esterel



A Solution



A Solution



```
1 module schizo
2 output O;
3
4 10op
    signal S in
 5
     present S
6
7
       then
8
      emit 0
9
     end;
10
     pause;
11
     emit S;
12
    end;
13 end loop
14 end module
```

Esterel



Duplicated loop body

"Surface copy" transfers control immediately to "depth copy"



- Duplicated loop body
- "Surface copy" transfers control immediately to "depth copy"
- Q: Complexity?



- Duplicated loop body
- "Surface copy" transfers control immediately to "depth copy"
- Q: Complexity?
- 🕨 A: Quadratic 😑

The SCL Solution

```
1 module schizo
2 output 0;
3
4 100p
    signal S in
 5
6
     present S
7
       then
8
      emit 0
9
     end:
10
     pause;
11
     emit S;
12
    end;
13 end loop
14 end module
```

Esterel



CIAU



- "Surface initialization" at beginning of scope
- Delayed, concurrent "depth initialization"



- "Surface initialization" at beginning of scope
- Delayed, concurrent "depth initialization"
- Q: Complexity?



- "Surface initialization" at beginning of scope
- Delayed, concurrent "depth initialization"
 - Q: Complexity?
 - A: Linear 🙂

CIAU



SCG for schizo-cured

```
1 module schizo-cured
 2 output bool O;
 3 {
 4
    while (true) {
 5
      bool S, _Term;
 6
 7
 8
      S = false;
9
      Term = false:
10
      fork
11
      0 = S;
12
      pause;
13
       S = S || true;
14
       Term = true;
15
      par
16
       do {
17
      pause;
18
       // Depth init
19
         S = false;
20
       } while (! Term);
21
      join;
22
    }
23 }
```

SCG for schizo-cured

```
1 module schizo-cured
 2 output bool O;
3
 4
    while (true) {
 5
      bool S, _Term;
 6
 7
 8
      S = false;
9
      Term = false:
10
      fork
11
       0 = S;
12
       pause;
13
       S = S || true;
14
       Term = true;
15
      par
16
       do {
17
         pause;
18
         // Depth init
19
         S = false;
20
       } while (! Term);
21
      join;
22
23 }
```



- Cycle now broken by delay
- Only the "depth initialization" of S creates a concurrent "initialize before update" scheduling dependence

Recall the equations for joining (two) threads:

 $g_{join} = (d_1 \lor m_1) \land (d_2 \lor m_2) \land (d_1 \lor d_2)$, where for each thread t_i it

is "done" $d_i = g_{exit}$ and "empty" $m_i = \neg(g_{fork} \lor \bigvee_{depth \in t_i} g_{depth})$

- ▶ Recall the equations for joining (two) threads: $g_{join} = (d_1 \lor m_1) \land (d_2 \lor m_2) \land (d_1 \lor d_2)$, where for each thread t_i it is "done" $d_i = g_{exit}$ and "empty" $m_i = \neg(g_{fork} \lor \bigvee_{depth \in t_i} g_{depth})$
- The join guard g_{join} corresponds to the K0 output of the Esterel circuit synthesis
- Since g_{join} depends on g_{fork}, the reincarnation of parallel leads to non-constructive circuits, just as with Esterel circuit synthesis

- ▶ Recall the equations for joining (two) threads: $g_{join} = (d_1 \lor m_1) \land (d_2 \lor m_2) \land (d_1 \lor d_2)$, where for each thread t_i it is "done" $d_i = g_{exit}$ and "empty" $m_i = \neg(g_{fork} \lor \bigvee_{depth \in t_i} g_{depth})$
- The join guard g_{join} corresponds to the K0 output of the Esterel circuit synthesis
- Since g_{join} depends on g_{fork}, the reincarnation of parallel leads to non-constructive circuits, just as with Esterel circuit synthesis
- We may apply same solution: divide join into surface join g_{s-join} and depth join g_{d-join}
- The logic for suface join and depth is the same, except that in depth join, we replace g_{fork} by false

- ▶ Recall the equations for joining (two) threads: $g_{join} = (d_1 \lor m_1) \land (d_2 \lor m_2) \land (d_1 \lor d_2)$, where for each thread t_i it is "done" $d_i = g_{exit}$ and "empty" $m_i = \neg(g_{fork} \lor \bigvee_{depth \in t_i} g_{depth})$
- The join guard g_{join} corresponds to the K0 output of the Esterel circuit synthesis
- Since g_{join} depends on g_{fork}, the reincarnation of parallel leads to non-constructive circuits, just as with Esterel circuit synthesis
- We may apply same solution: divide join into surface join g_{s-join} and depth join g_{d-join}
- The logic for suface join and depth is the same, except that in depth join, we replace g_{fork} by false
- One can construct examples where both g_{s-join} and g_{d-join} are needed.
- If parallel is not instantaneous, only need g_{d-join}.

- ▶ Recall the equations for joining (two) threads: $g_{join} = (d_1 \lor m_1) \land (d_2 \lor m_2) \land (d_1 \lor d_2)$, where for each thread t_i it is "done" $d_i = g_{exit}$ and "empty" $m_i = \neg(g_{fork} \lor \bigvee_{depth \in t_i} g_{depth})$
- The join guard g_{join} corresponds to the K0 output of the Esterel circuit synthesis
- Since g_{join} depends on g_{fork}, the reincarnation of parallel leads to non-constructive circuits, just as with Esterel circuit synthesis
- We may apply same solution: divide join into surface join g_{s-join} and depth join g_{d-join}
- The logic for suface join and depth is the same, except that in depth join, we replace g_{fork} by false
- One can construct examples where both g_{s-join} and g_{d-join} are needed.
- If parallel is not instantaneous, only need g_{d-join}.
- In SCG, if thread terminates instantaneously in non-instantaneous parallel, we end in unjoined exit, visualized with small solid disk

Statement Reincarnation



Consider I absent in initial tick, present in next tick

Statement Reincarnation



Consider I absent in initial tick, present in next tick

Must then increment O twice

Statement Reincarnation



- To remove cycle, must duplicate the part of the surface of the thread that might instantaneously terminate, i.e., nodes on instantaneous path from entry to exit
- The second increment of O leads to unjoined exit

Summary

Summary

1. Sequential Constructiveness natural for synchrony

Summary

- 1. Sequential Constructiveness natural for synchrony
- 2. Same semantic foundation from Extended SCCharts down to machine instructions/physical gates
 - Modeler/programmer has direct access to target platform
 - No conceptual breaks, e.g., when mapping signals to variables
Summary

- 1. Sequential Constructiveness natural for synchrony
- 2. Same semantic foundation from Extended SCCharts down to machine instructions/physical gates
 - Modeler/programmer has direct access to target platform
 No conceptual breaks, *e. g.*, when mapping signals to variables
- 3. Efficient synthesis paths for hw and sw, building on established techniques (circuit semantics, guarded actions, SSA, ...)

Summary

- 1. Sequential Constructiveness natural for synchrony
- 2. Same semantic foundation from Extended SCCharts down to machine instructions/physical gates
 - Modeler/programmer has direct access to target platform
 No conceptual breaks, *e. g.*, when mapping signals to variables
- 3. Efficient synthesis paths for hw and sw, building on established techniques (circuit semantics, guarded actions, SSA, ...)
- Treating advanced constructs as syntactic sugar simplifies down-stream synthesis (CISC vs. RISC)

Summary

- 1. Sequential Constructiveness natural for synchrony
- 2. Same semantic foundation from Extended SCCharts down to machine instructions/physical gates
 - Modeler/programmer has direct access to target platform
 No conceptual breaks, *e. g.*, when mapping signals to variables
- 3. Efficient synthesis paths for hw and sw, building on established techniques (circuit semantics, guarded actions, SSA, ...)
- Treating advanced constructs as syntactic sugar simplifies down-stream synthesis (CISC vs. RISC)
- 5. **Plenty of future work:** compilation of Esterel-like languages, trade-off RISC vs. CISC, WCRT analysis, timing-predictable design flows (\rightarrow PRETSY), multi-clock, visualization, ...

To Go Further

- J. Aguado, M. Mendler, R. von Hanxleden, I. Fuhrmann. Grounding Synchronous Deterministic Concurrency in Sequential Programming. In Proceedings of the 23rd European Symposium on Programming (ESOP'14), Grenoble, France, April 2014. https://rtsys.informatik.uni-kiel.de/~biblio/ downloads/papers/esop14.pdf
- R. von Hanxleden, M. Mendler, J. Aguado, B. Duderstadt, I. Fuhrmann, C. Motika, S. Mercer, O. O'Brien, and P. Roop. Sequentially Constructive Concurrency – A Conservative Extension of the Synchronous Model of Computation. ACM Transactions on Embedded Computing Systems, Special Issue on Applications of Concurrency to System Design, July 2014, 13(4s). https://rtsys.informatik.uni-kiel.de/~biblio/ downloads/papers/tecs14.pdf